

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO). F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/720,080 11/25/2003		Katsuya Yoshida	108390-00057	4930		
4372	7590	06/01/2005		EXAM	EXAMINER	
ARENT F	-		HOANG, HUAN			
SUITE 400		Γ AVENUE, N.W.	ART UNIT	PAPER NUMBER		
WASHING	GTON, DC	20036	2827			
				DATE MAILED: 06/01/2009	DATE MAILED: 06/01/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

=		Application No.	Applicant(s)				
		10/720,080	YOSHIDA, KATSUYA				
	Office Action Summary	Examiner	Art Unit				
		Huan Hoang	2827				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLIMALING DATE OF THIS COMMUNICATION. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing adparent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a repl y within the statutory minimum of thirty (will apply and will expire SIX (6) MONTH , cause the application to become ABAN	ly be timely filed 30) days will be considered timely. IS from the mailing date of this communication. NDONED (35 U.S.C. § 133).				
Status							
1)	Responsive to communication(s) filed on		·				
2a) <u></u> □	This action is FINAL . 2b)⊠ This	action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)□ 6)⊠ 7)⊠	 ✓ Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. ☐ Claim(s) is/are allowed. ✓ Claim(s) 1.2.9.15.16 and 18-20 is/are rejected. ✓ Claim(s) 3-8.10-14 and 17 is/are objected to. ☐ Claim(s) are subject to restriction and/or election requirement. 						
Applicat	ion Papers						
9)[The specification is objected to by the Examine	er.					
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	* * * * * * * * * * * * * * * * * * * *	, , ,				
Priority (under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea See the attached detailed Office action for a list	s have been received. Is have been received in Apprite documents have been received in Apprite documents have been received.	plication No eceived in this National Stage				
2) Notic	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948)		Mail Date				
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date <u>112503</u> .	5) Notice of Info	ormal Patent Application (PTO-152)				

Application/Control Number: 10/720,080 Page 2

Art Unit: 2827

DETAILED ACTION

Specification

1. The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required:

The recitation "memory cells different from each other being connected to sad bit lines respectively;" (claim 1, lines 10-11) is not disclosed in the specification. In contrast, the specification discloses "the memory cells MC1, MC2, MC3 ... have the same configuration" on page 12, lines 24-25.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 15 and 16 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 15 and 16 recite each of the dummy memory cells and the memory cells has the same circuits that contradict the recitation of "dummy cells different from each other and memory cells different from each other" in claim 1.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1, 2 and 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Ferris et al..

Ferris et al. discloses a semiconductor memory device having all the elements as recited in claims 1, 2 and 20 as follows:

a memory cell array having dummy bit lines (18 and 18a, Fig. 3) and bit lines (6 and 8, Fig. 3) adjacently disposed to each other, dummy memory cells different from each other (22a and 22b, Fig. 3 and column 5, line 68);

a timing control circuit (16, Fig. 3) controlling a timing of a driving operation (column 1, lines 59-67) based on signals supplied via the dummy bit lines, when selectively driving the memory cell connected to the bit line;

wherein, in the memory cell array, the dummy bit lines are adjacently disposed at positions closer to the timing control circuit than an arbitrary one of the bit lines (dummy bit lines 18 and 18a are closer to the timing circuit 16 than any of the bit lines, Fig. 3)

Application/Control Number: 10/720,080 Page 4

Art Unit: 2827

wherein the memory cell array has a dummy word line (30, Fig. 3) for selectively driving a dummy memory cell connected to the dummy bit lines and a word line (4, Fig. 3) for selectively driving a memory cell connected to the bit lines.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 9, 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ferris et al..

Ferris et al. discloses all the limitations of claim 8, 18 and 19 except for the memory array provided in plurality and the dummy bit lines being a plurality of dummy bit lines. However, Choi et al. discloses a plurality of memory subarrays and a plurality of dummy bit line pair to provide a memory device with high capacity. It would have been obvious to one having ordinary skill in the art at the time the invention was made to use a memory device having a plurality of arrays and a plurality of dummy bit lines in order to provide a memory device with high capacity.

Art Unit: 2827

Allowable Subject Matter

7. Claims 3-8, 10-14 and 17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior art does not teach or suggest the following limitations:

wherein, in the memory array, the dummy bit lines are adjacently disposed at positions more distant from the timing control circuit than an arbitrary one of the bit lines.

wherein, in the memory cell array, the dummy bit lines are adjacently disposed and the bit lines are disposed on both sides of the dummy bit lines adjacently disposed.

Wherein, in the memory cell array, the dummy bit lines are disposed at a predetermined pitch.

wherein the dummy bit lines are connected in series.

wherein the timing control circuit controls the timing of the driving operation based on a signal supplied via a dummy bit line with the slowest signal change among the dummy bit lines.

wherein the timing control circuit has a logical arithmetic circuit.

Art Unit: 2827

wherein the timing control circuit controls the timing of the driving operation based on a potential difference between a potential of the dummy bit lines and a reference potential.

the dummy memory cells being selected in descending order of a distance in the dummy bit lines from the timing control circuit.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Huan Hoang whose telephone number is (571) 272-1779. The examiner can normally be reached on Mon-Fri 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hoai Ho can be reached on (571) 272-1777. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Huan Hoang Primary Examiner Art Unit 2827

HH 5/30/05.